

1/7

IQR-1C-QY000698

*Amagasaki*  
Dec. 6, 2005

**RELIABILITY DATA**

DEVICE TYPE: UPD97281GF-202-3BA-A

Reliability & Quality Control Group  
1st System Operations Unit  
NEC Electronics Corporation

Manager: M.Aoki

M.Aoki

**Table.1 Reliability Test Item**

Item	Symbol	Test Condition			Pass/Fail criteria		
High Temp. with bias	B T	Ta = 125	VDD = 3.6 V				
High Temp. Storage	H T	Ta = 150			According to electrical characteristics standard		
Temp. Cycling	T / C	Pre-Treatment (See Table.2)	-65 ~ 150 (30min) (30min)	Ta=125 ,RH=100%,2.3atm			
Pressure Cooker	P C T		Ta=85 ,RH=85%, VDD = 3.6 V				
High Humid. with bias	H H B T						

**Table. 2 Pre-Treatment for T/C, PCT, HHBT**

Symbol	Pre-Treatment Condition				
T/C	Temp.	Bake	Humid.	Infrared	
HHBT	Cycling (20cyc.)	125 20hrs.	Storage 30 /70%RH 178hrs.	Reflow 3 times (260 Peak)	
PCT					


**Table. 3 Reliability Test Result**

(\*) ... See Table.1,2

Device	Package		Test (*) Item	n	Test Results				Remarks
	Type	Pin			Hour	168	1000		
D97281GD	QFP	100	B T	24	NG	0	0		
					Hour	168	1000		
			H T	20	NG	0	0		
					Hour	168	1000		
			HHBT	24	NG	0	0		
					Hour	168	1000		
			T/C	25	NG	0	0		
					Cycle	100	300		
			PCT	20	NG	0	0		
					Hour	96	192		
					NG	0	0		

**ESD DATA****1. TEST CONDITION (A)**(1)  $C = 200\text{pF}$ ,  $R_s = 0\Omega$ (2) 5 TIMES FORCE TO EACH PINS AGAINST  $V_{SS}$  (GND) OR  $V_{DD}$  ( $V_{CC}$ ).**2. TEST RESULT**

CONDITION	FORCING VOLTAGE & POLARITY	GND CONDITION	FORCING TIMES	SAMPLE SIZE	# OF FAILURE
I	+200V VOLTAGE FORCE TO EACH PINS	$V_{SS}$ (GND)=0V	5 TIMES	5 PCS	0
II	-200V VOLTAGE FORCE TO EACH PINS	$V_{SS}$ (GND)=0V	5 TIMES	5 PCS	0
III	+200V VOLTAGE FORCE TO EACH PINS	$V_{DD}$ ( $V_{CC}$ )=0V	5 TIMES	5 PCS	0
IV	-200V VOLTAGE FORCE TO EACH PINS	$V_{DD}$ ( $V_{CC}$ )=0V	5 TIMES	5 PCS	0

**3. TEST CIRCUIT**

## ESD DATA

### 1. TEST CONDITION (B)


(1)  $C = 100\text{pF}$ ,  $R_s = 1.5\text{k}\Omega$

(2) 5 TIMES FORCE TO EACH PINS AGAINST  $V_{SS}$  (GND) OR  $V_{DD}$  ( $V_{CC}$ ).

### 2. TEST RESULT

CONDITION	FORCING VOLTAGE POLARITY &	GND CONDITION	FORCING TIMES	SAMPLE SIZE	# OF FAILURE
I	+2000V VOLTAGE FORCE TO EACH PINS	$V_{SS}$ (GND)=0V	5 TIMES	5 PCS	0
II	-2000V VOLTAGE FORCE TO EACH PINS	$V_{SS}$ (GND)=0V	5 TIMES	5 PCS	0
III	+2000V VOLTAGE FORCE TO EACH PINS	$V_{DD}$ ( $V_{CC}$ )=0V	5 TIMES	5 PCS	0
IV	-2000V VOLTAGE FORCE TO EACH PINS	$V_{DD}$ ( $V_{CC}$ )=0V	5 TIMES	5 PCS	0

### 3. TEST CIRCUIT



**LATCH-UP DATA**


Ta=25°C

(N=5, V<sub>DD</sub>=3.6V)

	TEST METHOD (TEST CIRCUIT)	LATCH-UP THRESHOLD CURRENT / VOLTAGE
I	DC CURRENT INJECTION (Fig. 1-a,b)	I <sub>2</sub>   > 500mA

**LATCH-UP TEST PROCEDURE****- DC CURRENT INJECTION -**

- 1). Set the test circuit as shown in Fig. 1-a for positive current injection, Fig. 1-b for Negative current injection.
- 2). Set V1 to  $V_{DD}$  max, and V2 to 0V.
- 3). Set all untested inputs to  $V_{DD}$  or GND.
- 4). Set all untested outputs to open.
- 5). Measure I1 and set the current limit of V1 to  $2 \times I1$  or about appropriate value.
- 6). Apply V2 and increase until I1 reaches current limit (Latch up) or until V2 reaches  $2 \times V1$ .
- 7). Measure the value of I2 when Latch up observed.  
→ Latch up threshold current
- 8). Remove V1&V2 supply immediately after I2 measure.
- 9). Repeat from 2). To 8) for all inputs and outputs.

**Fig. 1-a Positive Current Injection Circuit****Fig. 1-b Negative Current Injection Circuit**